Bus Architecture & Timing
Originally presented at DesignCon 99
Santa Clara, CA
February 2, 1999
Each member of this DesignCon
discussion panel was asked to spend 10 minutes warming up the audience
with a topic having to do with high speed bus design.
I decided to talk about one of the parameters that most affects the
complexity of your bus design: the ratio of the bus data transfer speed
to bus delay.
1 |
2 |
3 |
4 |
5 |
6 |
7 |
Next
Download PDF version of presentation (260K)
|
